Abstract-In this paper, a 42 GHz frequency synthesizer fabricated with 0.13 µm SiGe BiCMOS technology is presented, which consists of an integer-N fourth-order type-II phase locked loop (PLL) with a LC tank VCO and a frequency doubler. The core PLL has three-stage current mode logic (CML) and five stage true single phase clock (TSPC) logic in the frequency divider. Meanwhile, a novel balanced common-base structure is used in the frequency doubler design to widen the bandwidth and improve the fundamental rejection. The doubler shows a 41% fractional 3 dB bandwidths with a fundamental rejection better than 25.7 dB. The synthesizer has a maximum output power of 0 dBm with a DC power consumption of 60 mW. The worst phase noise at 100 kHz, 1 MHz and 10 MHz offset frequencies from the carrier is −71 dBc/Hz, −83 dBc/Hz and −102.4 dBc/Hz, respectively.
INTRODUCTION
For wireless applications, millimeter-wave (mm-wave) bands are suitable for 24/38 GHz short-range warning radar, satellite communication at 42 GHz, short-range high data rate wireless communication links in the band of 40-45 GHz and 59-64 GHz, long-range automotive radars operating at 76-78 GHz and advanced imaging systems at 94 GHz. Attributed to constantly improvement of Si-based processes, CMOS and SiGe BiCMOS technologies have become great candidates to compete with III-V technologies to implement mm-wave systems and Si based technologies also have the advantages of low power, low cost, larger manufacturing capacity as well as high integration [1] .
The synthesizer is a critical component in modern electronic systems [2] . In most communication systems or radar systems, the frequency synthesizer is used to supply a stable clock or convert the transmission data up/down to the desired frequency band. With the operating frequency increased continuously, the design of the fundamental voltage control oscillator (VCO) with wide tuning range and low phase noise becomes more imperative and challenging. Due to the bandwidths of millimeter wave frequency divider and VCO are relatively narrow and difficult to match, a popular approach of constructing a higher frequency source is frequency multiplication for releasing the requirements of the VCO and divider [3] . Thus, broadband frequency doublers with high conversion gain are desired in the mm-wave systems.
In this paper, a 42 GHz frequency synthesizer composed of an integer-N charge pump PLL and a frequency doubler implemented by 0.13 µm SiGe BiCMOS technology is presented. The LC-VCO is used to improve the phase noise and reliability. Meanwhile, considering the operating frequency and power consumption, the combination of three stage current mode logic and five stage true single phase clock circuits in the frequency divider is adopted. Furthermore, in the doubler design, the balanced commonbase structure is proposed for increasing the bandwidth and improving the fundamental rejection, which shows a 41% fractional 3 dB bandwidths with a fundamental rejection better than 25.7 dB. The maximum output power of the synthesizer is 0 dBm with a DC power consumption of 60 mW. Figure 1 shows a block diagram of the frequency synthesizer including a 21 GHz voltage controlled oscillator (VCO), a 1/256 frequency divider (FD), a phase frequency detector (PFD), a charge pump (CP) with an on chip low pass filter (LPF), and a frequency doubler. Figure 1 . Architecture of the synthesizer.
CIRCUIT DESIGN

Voltage Controlled Oscillator
As ring oscillator is suitable for wideband frequency synthesis but offers too limited signal purity [16] to meet the noise specifications, oscillator with high quality LC tanks is considered for offering superior phase noise performance. Figure 2 shows the schematics of the differential cross-coupled LC-VCO [4] [5] [6] . Since the g m of CMOS and HBT devices are both large enough at the oscillator frequency of 21 GHz in 0.13 µm processes; CMOS devices have the advantages of lower saturation voltage (V sat ) and better linearity over HBTs, thus NMOS is more suitable for supplying sufficient output voltage swing to drive the next stage. Although HBTs normally performs better 1/f noise over CMOS, 60% of phase noise at 1 MHz offset frequency from the carrier is contributed by the resistance thermal noise in this case (from simulation); the overall phase noise of CMOS VCO at 1 MHz is the same with HBT VCO. The VCO core consisted of a NMOS cross-coupled pair, a current source transistor, and an LC tank was properly designed. Moreover, a two-stage source follower is used as the output buffer.
The cross-coupled NMOS transistors M 1 and M 2 generate a negative resistance to compensate the loss of the LC tank. A tail-current in the NMOS transistor M 3 will adjust the current of the VCO core. The LC tank is formed by symmetric spiral inductors L 1 and L 2 together with NMOS varactors C 1 and C 2 . To achieve a high quality factor, the inductor is shaped to be octagonal and built in the topmetal-2 layer with thickness of 3 µm and ∼ 10 µm away from the silicon substrate, as shown in Figure 3 (a). The trace width is chosen to be 7 µm based on the tradeoff between the substrate loss and the resistive loss of metal traces. Furthermore, based on the capacitance of varactor, the space, inner diameter, and turns of the inductor are eventually optimized to be 3 µm, 50 µm, and 1.5, respectively. The performance of 
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M2 R1 R2 R3 0.13 µm×25 µm 0.13 µm×25 µm 10 kΩ 10 kΩ 10 kΩ M 3 M4 R 4 R 5 R 6 0.13 µm×55 µm 0.13 µm×20 µm 100 Ω 100 Ω 10 kΩ the inductor is simulated with a 3-D simulator. The simulated inductance is 280 pH and the quality factor is around 20 at 21 GHz, as shown in Figure 3 (b). As the foundry cannot provide the standard varactor model, the varactors C var1 and C var2 are realized by an NMOS device with the source and the drain connected. Two-stage source follower is designed as the output buffer of the VCO, which features high input impedance to minimize the loading of the VCO core and low output impedance to permit the impedance matching to 50 Ω load. The differential output signals of the first stage buffer are sent to the divider chain; the single-end output signal of the second stage buffer is sent to the synthesizer output terminal, as shown in Figure 2. (The differential signals cannot be tested in our equipment condition and the performance of the single-end Si IC with more grounding pads is more reliable from PCB testing). The component parameters of the VCO are illustrated in Table 1 .
Frequency Divider Chain
As the output frequency of the VCO is around 21 GHz, a static frequency divider can be used. True single phase clock (TSPC) enjoys low power consumption but it can't operate at such a high frequency. Thus, current mode logic (CML) using PMOS load is implemented in the frequency divider to achieve high speed operation with small area [7] . Figure 4 (a) shows the schematic of the CML divider. In this work, PMOS transistors replace the poly silicon resistors to act as the loads since the on-chip resistors cannot be controlled precisely in processes. Note that the output of the CML divider chain must be converted to a sufficient swing signal for the subsequent TSPC dividers. The CML-to-CMOS preamplifier is used, as shown in Figure 4 (c). The preamplifier can work at high frequency with low power consumption. Since the output frequency of the CML divider chain is around 2.6 GHz, the TSPC dividers are employed to reduce the power dissipation compared with CML. The 1/32 frequency divider which includes 5 divide-by-2 TSPC stages is designed. Figure 4(d) shows the schematic of the divide-by-2 TSPC divider, which mainly consists of an edge-triggered D flip-flop with only 9 transistors. 
PFD, Charge Pump, and Loop Filter
Figure 5(a) illustrates the schematic of the PFD, which is mainly realized by TSPC dynamic D flipflops (DFFs) [8] . The reset path in the PFD is designed to eliminate the dead-zone problem (caused by insufficient turning on time of the charge pump) effectively. In order to turn the charge pump switches on and off completely, the delay block in the PFD is designed to offer 500 ps. Furthermore, in order to compensate the delay discrepancy between the output signals of UP and DN, a transmission gate with the same delay time of the inverter is employed. The schematic of the CP [9] and LPF is shown in Figure 5 (b). Switch transistors M 1 and M 2 are controlled by UP and DN signals and hence, switch the current source transistors M 3 and M 4 to pumping up and down the output voltage V ctrl . The charging current is designed to be 100 µA at a V DD of 1.5 V. The LPF is a third order passive filter and fully integrated on chip. In the design, with the phase margin equals to 56 • , the gain of VCO (K vco ) is 2.3 GHz/V and the loop bandwidth is 0.5 MHz. The values of components in the LPF are calculated: R 1 = 10 kΩ, R 2 = 45.1 kΩ, C 1 = 1.6 pF, C 3 = 1.6 pF. All the capacitors are implemented by the vertical metal-insulator-metal (MIM) capacitors, the largest capacitor C 2 is optimized to 24.3 pF with the acceptable chip area.
reset path Figure 6 shows the schematic of the proposed frequency doubler which consists of a driver amplifier (DA), a common-base (CB) doubling core and a medium power amplifier (PA). The components values of the doubler are illustrated in Table 2 . In the design, the transformer balun is deployed for signal splitting, which is also able to provide impedance matching, and the necessary dc bias for transistors Q 1 , Q 2 and Q 3 in Figure 6 . The 3-D simulation model of the adopted balun is provided in Figure 7 (a). To achieve low insertion loss and broad-bandwidth, the two turns overlay balun is optimized on the two top thick metal layers with the width of 6 µm, the spacing of 4 µm and the inner diameter of 90 µm. Table 2 . Components values of the doubler.
Frequency Doubler
0.12×0.48 µm 2 ×4 0.12×0.48 µm 2 ×4 120 fF 400 fF 170 fF 170 fF 500 fF 500 fF 500 fF 500 fF 
0.07 nH 3.9 kΩ 3.9 kΩ 3.9 kΩ 3.9 kΩ 3.9 kΩ The differential input signals are fed into the emitters of transistors, Q 2 and Q 3 , where both are biased near the class-B region (V b2 = 0.8 V) so as to generate the in phase second harmonic signal efficiently [10] . In the common emitter (CE) doubling configuration, the midpoint (M) of the balun is biased (V b2 ) through a transmission line, as illustrated in Figure 7(b) . This arrangement will introduce the phase imbalance of the differential signals, because the M node is not AC grounded. In our proposed CB doubling configuration, the node M is connected to both the DC and the AC ground, which will ensure the phase balance of the differential signals. Furthermore, the CB doubling configuration can meet the wide bandwidth requirement. C 3 , C 4 and L 2 are optimized to balance the magnitude of the balun differential signals and adjust the resonate frequency of the matching network, thereby increases the gain. In Figure 7 (c), the simulation results of the powers and the phase error at f + 0 and f − 0 are presented, which indicates that the difference of the magnitude is smaller than 1.6 dB and the phase error is smaller than 2.7 • . These fundamental differential signals cancel each other better and the in phase second harmonic signals enhance each other at node A, shown in Figure 6 . Thus, our proposed CB structure can be easily integrated with the balun to achieve the wide bandwidth [11] .
Following that, a cascade stage (Q 4 ) is added to amplify the 2f 0 signal and improve the isolation between the output and input stage [12] . In the design, three inductors, L 3 , L 4 and L 5 , are optimized to improve the conversion gain. The simulation results of the dc power consumption and the gain of each stage for the doubler are 5 mA and 8 dB for first stage, 4 mA and 2 dB for second stage, 9 mA and 7 dB for third stage, respectively, with input power of −15.5 dBm at 21 GHz.
MEASUREMENT RESULTS
The frequency synthesizer were designed and fabricated in a 0.13 µm SiGe BiCMOS technology. The process involves seven metal layers with two top thick metal layers. The NMOS transistors have a transient frequency (f T ) of around 70 GHz and an oscillate frequency (f max ) of around 90 GHz. The bipolar transistors in the process have a f T of around 250 GHz and a f max of around 300 GHz. The die micro photograph of the chip is shown in Figure 8 ; the whole chip area including all the testing pads is 0.83 mm 2 . The total power consumption of the frequency synthesizer is about 60 mW -1.5 V/43 mW (PLL) and 2 V/17 mW (doubler). Figure 9 shows a chip photograph and measured tuning characteristic and output power of the cross-coupled LC VCO versus the varactor control voltage (V ctrl ). The tuning range is about 2.21 GHz (∼ 10.5%) from 19.9 to 22.11 GHz when the V ctrl changes from 0 to 1.5 V. The linear range is about 1.15 GHz from 20.5 to 21.65 GHz with V ctrl varies from 0.55 to 1.05 V. The output power is −14.1 dBm to −12.2 dBm with the tail current of the VCO core is set to 7 mA and the output buffers of the VCO consume around 14 mA of the current. Figure 10 (a) depicts the measured output power of the second harmonic signal P out,2nd and the fundamental signal (P out,1st ) versus the input frequency with −15.5 dBm input power. It is observed that the measured P out,2nd is between 1.3 and 4.3 dBm and the fundamental rejection is better than 25.7 dB with the input frequency ranging from 13.5 to 20.5 GHz. It is also noted that the measured P out,2nd is between −0.8 and 4.3 dBm and the fundamental rejection is better than 25 dB with the input frequency ranging from 13.1 to 21.5 GHz. Figure 10 (b) demonstrates the measured input/output return losses with an input power of −15.5 dBm. Table 3 summarizes the measured performances of this work and compares them with those of other frequency doubler demonstrated previously. It is evident that the proposed balance CB doubler provides high conversion gain and high output power, with good fundamental rejection under lower dc power consumption.
The output spectrum of the 21 GHz PLL is measured with 10 MHz span and shown in Figure 11 when the synthesizer is locked [16] . It can be observed that the output frequency is from 20.56 to 21.43 GHz when the reference frequency is changed from 80.3 to 83.7 MHz, and the output power is varied from −17.5 to −16.6 dBm with about 2.5 dB lose of the cables and probes. The measured phase in Figure 13 when the synthesizer is locked. It can be observed that the output frequency is from 41.11 to 42.85 GHz when the reference frequency is changed from 80.3 to 83.7 MHz, and the output power is varied from −4.47 to −5.58 dBm with about −4.5 dB cable and probe lose. The measured phase noise is shown in Figure 14 . At 100 kHz, 1 MHz and 10 MHz offset frequencies from the carrier, the phase noise is −70 dBc/Hz, −86 dBc/Hz and −104.5 dBc/Hz at 41.11 GHz, −75 dBc/Hz, −83 dBc/Hz and −102.4 dBc/Hz at 42.85 GHz, respectively. The difference of the phase noise at ∼20 GHz and ∼40 GHz should be around 6 dB, from the measurement results, the difference is about ∼6 dB and ∼10 dB at 1 MHz and 10 MHz offset. The main reasons are the measurement error and the additional noise contributed by the frequency double. Table 4 summarizes the measured performances of this work and compares them with those of other synthesizers demonstrated previously. It demonstrates the designed PLL can provide the output power up to 0 dBm which is very useful for the millimeter application. 
